dec 13th meeting

Browse Source

added a synthesis table for system definition to cover all activities and the error classes they introduce, to clarify
need to add in each chapter 
 - inputs/outputs of each activity
 - details of each activity
 - complete the error classes of each activity from the synthesis table
synthesis table to remove from document when activities descriptions are complete.

...

This commit is contained in:

AP Porte

2017-12-13 17:29:36 +01:00

committed by GitHub

parent 027f035513

commit cf06e94c76

1 changed files with 0 additions and 0 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download Patch File Download Diff File Expand all files Collapse all files

BIN

CaseStudiesProcessDefinition/Case study SW MODEL.doc

Binary file not shown.