• AP Porte's avatar
    dec 13th meeting · cf06e94c
    AP Porte authored
    added a synthesis table for system definition to cover all activities and the error classes they introduce, to clarify
    need to add in each chapter 
     - inputs/outputs of each activity
     - details of each activity
     - complete the error classes of each activity from the synthesis table
    synthesis table to remove from document when activities descriptions are complete.
    cf06e94c
Name
Last commit
Last update
..
GeneralProcessDefinition Loading commit data...
Case Study HW COTS AEH selection__process_1.1.doc Loading commit data...
Case Study HW COTS AEH.doc Loading commit data...
Case study Multisystem Integration.doc Loading commit data...
Case study SPARK.doc Loading commit data...
Case study SW MODEL.doc Loading commit data...
Case study template FPGA Development_2.doc Loading commit data...
Case study template.doc Loading commit data...
README.md Loading commit data...